UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/599,427	09/28/2006	Seiichi Tamura	03500.109226.	8692
5514 7590 04/15/2009 FITZPATRICK CELLA HARPER & SCINTO 30 ROCKEFELLER PLAZA NEW YORK NY 10112			EXAMINER	
			CHIU, TSZ K	
NEW YORK, NY 10112			ART UNIT	PAPER NUMBER
			2822	
			MAIL DATE	DELIVERY MODE
			04/15/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
Office Action Comments	10/599,427	TAMURA ET AL.			
Office Action Summary	Examiner	Art Unit			
	Tsz K. Chiu	2822			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1)⊠ Responsive to communication(s) filed on <u>21 Ja</u>	nuary 2009				
	_ · · · · · · · · · · · · · · · · · · ·				
·=	, <del></del>				
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
ologod in accordance with the practice and in	x parte gaayle, 1000 G.B. 11, 10	0.0.210.			
Disposition of Claims					
<ul> <li>4) ☐ Claim(s) 1,2 and 5-8 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5) ☐ Claim(s) is/are allowed.</li> <li>6) ☐ Claim(s) 1,2 and 5-8 is/are rejected.</li> <li>7) ☐ Claim(s) is/are objected to.</li> <li>8) ☐ Claim(s) are subject to restriction and/or election requirement.</li> </ul>					
Application Papers					
<ul> <li>9) The specification is objected to by the Examiner.</li> <li>10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.</li> <li>Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).</li> </ul>					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:  1. Certified copies of the priority documents have been received.  2. Certified copies of the priority documents have been received in Application No  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date 1/28/09 and 2/2/09.  4) Interview Summary (PTO-413)  Paper No(s)/Mail Date  5) Notice of Informal Patent Application  6) Other:					

## **DETAILED ACTION**

## Response to Arguments

Applicant's arguments with respect to claims 1,2 and 5-8 have been considered but are most in view of the new ground(s) of rejection.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1,2 and 5-8 are rejected under 35 U.S.C. 102(b) as being anticipated by Isogai et al. (2001000068).

With respect to claim 1, Isogai discloses:

a plurality of pixels (shown in figure 11) arranged in a pixel region (See drawing below), each pixel including a photoelectric conversion (1, For example Fig. 1) region for converting light into signal charge (paragraph 28), and a peripheral circuit (See drawing below) arranged outside of the pixel region (See drawing below) and including a circuit for processing the signal charge (paragraph 28), the plurality of pixels (shown in figure 11) and the peripheral circuit (See drawing below) being disposed together on a substrate

wherein the photoelectric conversion (1, For example Fig. 1) region includes

Application/Control Number: 10/599,427

Art Unit: 2822

a first semiconductor region (100, For example Fig. 35) of a first conductivity type disposed in the substrate of a second conductivity type that is opposite to the first conductivity type;

Page 3


a second semiconductor region (12, For example Fig. 35) of the second conductivity type, the second semiconductor region (12, For example Fig. 35) being disposed in the substrate for accumulating the signal charge (paragraph 28); and

a transistor (2, For example Fig. 1) for transferring the signal charge (paragraph 28) from the second semiconductor region (12, For example Fig. 35),

wherein the peripheral circuit (See drawing below) includes a third semiconductor region (101, For example Fig. 35) of the first conductivity type; disposed in the substrate,

wherein an impurity concentration of the first semiconductor region (100, For example Fig. 35) is higher than an impurity concentration of the third semiconductor region (101, For example Fig. 35), and

wherein the first semiconductor region (100, For example Fig. 35) extends deeper into the substrate than the third semiconductor region (101, For example Fig. 35).



With respect to claim 2, Isogai discloses

a plurality of pixels (shown in figure 11) arranged in a pixel region (See drawing below), each pixel including a photoelectric conversion (1, For example Fig. 1) region for converting light into signal charge (paragraph 28), and

a peripheral circuit (See drawing below) arranged outside of the pixel region (See drawing below) and including a circuit for processing the signal charge (paragraph 28),

wherein the plurality of pixels (shown in figure 11) and the peripheral circuit (See drawing below) are disposed together on a substrate,

Application/Control Number: 10/599,427

Art Unit: 2822

wherein the photoelectric conversion (1, For example Fig. 1) region includes:
a first semiconductor region (100, For example Fig. 35) of a first conductivity type
disposed in the substrate, the substrate being of a second conductivity type that is
opposite to the fist conductivity type;

Page 5


a second semiconductor region (12, For example Fig. 35) of the second conductivity type, the second semiconductor region (12, For example Fig. 35) being disposed in the substrate for accumulating the signal charge (paragraph 28); and a transistor (2, For example Fig. 1) for transferring the signal charge (paragraph 28) from the second semiconductor region (12, For example Fig. 35),

wherein the peripheral circuit (See drawing below) includes a third semiconductor region (101, For example Fig. 35) of the first conductivity type disposed in the substrate, wherein said first and third semiconductor region (101, For example Fig. 35)s

wherein a peak impurity concentration of the first semiconductor region (100, For example Fig. 35) is higher than a peak impurity concentration of the third semiconductor region (101, For example Fig. 35), and

have impurity concentration profiles forming peaks,

wherein the peak impurity concentration position of the first semiconductor region (100, For example Fig. 35) is disposed deeper than the peak impurity concentration of the third semiconductor region (101, For example Fig. 35).



With respect to claim 5, Isogai discloses

wherein the first semiconductor region (100, For example Fig. 35) has a structure wherein plural semiconductor regions have impurity concentration peaks disposed in a depth direction inside the substrate, and

an impurity concentration of an impurity concentration peak disposed in a deepest portion is higher-than an impurity concentration of an impurity concentration peak disposed at a side of the photoelectric conversion (1, For example Fig. 1) device.

With respect to claim 6, Isogai discloses

Wherein the first semiconductor region (100, For example Fig. 35) and the third semiconductor region (101, For example Fig. 35) are formed of plural semiconductor region having impurity concentration peaks, and a peak impurity concentration of a region of a highest impurity concentration peak, among plural regions of the first semiconductor region (100, For example Fig. 35), is higher than a peak impurity concentration of a region of a highest impurity concentration peak concentration among plural regions of the third semiconductor region (101, For example Fig. 35).

With respect to claim 7, Isogai discloses

a plurality of pixels (shown in figure 11) arranged in a pixel region (See drawing below), each pixel including a photoelectric conversion (1, For example Fig. 1) region for converting light into signal charge (paragraph 28), and

a peripheral circuit (See drawing below) arranged outside of a pixel region (See drawing below), the peripheral circuit (See drawing below) including a circuit for processing the signal charge (paragraph 28),

wherein the pixels and peripheral circuit (See drawing below) are disposed together on a substrate,

wherein the photoelectric conversion (1, For example Fig. 1) region includes:
a first semiconductor region (100, For example Fig. 35) of a first conductivity type
disposed in the substrate of a second conductivity type that is opposite to the first
conductivity type;

a second semiconductor region (12, For example Fig. 35) of the second conductivity type, the second semiconductor region (12, For example Fig. 35) being disposed in the substrate for accumulating the signal charge (paragraph 28); and

a transistor (2, For example Fig. 1) for transferring the signal charge (paragraph 28) from the second semiconductor region (12, For example Fig. 35),


wherein the peripheral circuit (See drawing below) includes:

a third semiconductor region (101, For example Fig. 35) of the first conductivity type disposed in the substrate,

wherein the first semiconductor region (100, For example Fig. 35) has a structure wherein plural semiconductor regions having impurity concentration peaks are disposed in a depth direction inside the substrate,

wherein an impurity concentration of an impurity concentration peak disposed in a deepest portion is higher than an impurity concentration of an impurity concentration peak disposed at a side of the photoelectric conversion (1, For example Fig. 1) device, and

wherein impurity concentration of an impurity concentration peak disposed in a deepest portion of the first semiconductor region (100, For example Fig. 35) is higher than an impurity concentration of an impurity concentration peak of the third semiconductor region (101, For example Fig. 35).



With respect to claim 8, Isogai discloses

wherein the impurity concentration peak disposed in the deepest portion of the first semiconductor region (100, For example Fig. 35) is deeper than an impurity concentration peak of the third semiconductor region (101, For example Fig. 35).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tsz K. Chiu whose telephone number is 571-272-8656. The examiner can normally be reached on 0800 to 1700.

Application/Control Number: 10/599,427 Page 10

Art Unit: 2822

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra V. Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Zandra V. Smith/ Supervisory Patent Examiner, Art Unit 2822

TC April 12, 2009